The rapid evolution of computer architectures has fundamentally reshaped compiler technology. Modern processors are no longer designed around scalar execution alone—they rely on parallelism, vectorization, and specialized extensions to deliver performance across workloads. Among the open instruction set architectures, RISC-V stands out for its clean design and modular extensibility, allowing implementers to combine a stable base with standardized and vendor-specific extensions. This openness has enabled RISC-V to grow from a research project into a mainstream architecture, competing directly with entrenched proprietary ISAs.

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Introduction

  • Alexey Bataev

摘要

The rapid evolution of computer architectures has fundamentally reshaped compiler technology. Modern processors are no longer designed around scalar execution alone—they rely on parallelism, vectorization, and specialized extensions to deliver performance across workloads. Among the open instruction set architectures, RISC-V stands out for its clean design and modular extensibility, allowing implementers to combine a stable base with standardized and vendor-specific extensions. This openness has enabled RISC-V to grow from a research project into a mainstream architecture, competing directly with entrenched proprietary ISAs.