This paper presents a technique for ensuring secure communication between interconnected devices using the Serial Peripheral Interface (SPI) protocol. The method combines the strengths of the Physical Unclonable Function (PUF) and the SHA-256 Hashing Algorithm to generate an exceptionally secure key that is nearly impossible to decode, thereby preserving the internal security of the embedded nodes. The data transmitted through the channel is encrypted using the Blowfish symmetric key encryption algorithm. A new unique key is generated for each channel, guaranteeing enhanced security. The proposed algorithm provides robust protection against various attacks that target the encryption key and system integrity. Furthermore, the algorithm is implemented in hardware to evaluate its effectiveness, identify areas for improvement, and optimize its functionality. Through this hardware implementation, the authors assess the technique’s performance and explore potential enhancements for its future development.

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Secure Communication via PUF-Enabled Hardware and Encryption Techniques

  • Yash Purohit,
  • Yash Viradiya,
  • Vijay Savani

摘要

This paper presents a technique for ensuring secure communication between interconnected devices using the Serial Peripheral Interface (SPI) protocol. The method combines the strengths of the Physical Unclonable Function (PUF) and the SHA-256 Hashing Algorithm to generate an exceptionally secure key that is nearly impossible to decode, thereby preserving the internal security of the embedded nodes. The data transmitted through the channel is encrypted using the Blowfish symmetric key encryption algorithm. A new unique key is generated for each channel, guaranteeing enhanced security. The proposed algorithm provides robust protection against various attacks that target the encryption key and system integrity. Furthermore, the algorithm is implemented in hardware to evaluate its effectiveness, identify areas for improvement, and optimize its functionality. Through this hardware implementation, the authors assess the technique’s performance and explore potential enhancements for its future development.