A “Digital+CIM” Processor Supporting Large-Scale NN Models
摘要
Based on the research work in Chap. 5 , this chapter further analyzes the optimization space of “Digital+CIM” NN processors at the system level, and points out the efficiency and accuracy challenges of system-level CIM chips when running large-scale NN applications.