We present a custom DAQ system for a test setup that characterizes new unknown scintillator paddles using cosmic muon signals. In this setup, 3 scintillator paddles with known properties are used to characterize a fourth scintillator paddle. Each scintillator is read using an SiPM, where the 3 SiPMs corresponding to the known scintillators are powered from the same bias source, while the SiPM for the scintillator under test is biased independently. The signals from the SiPMs are amplified and discriminated to produce logic-level signals. These logic level signals are fed through three-fold and four-fold coincidence logic, and the output is fed to an STM32 series microcontroller. The internal hardware counters are used to count the pulses within a certain time window. The time window is adjustable from the user interface. The set time window and counts are displayed on a small display attached to the microcontroller. Here choosing a microcontroller over an FPGA leads to a few advantages like reduced complexity, lower cost, and faster development time, leveraging on the built-in hardware of the microcontroller such as the 32-bit CPU, hardware interrupt facilities, hardware counters, I/O interface controllers, etc.

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Microcontroller-based Custom DAQ System for Characterisation of Scintillator Paddles

  • Prajjalak Chattopadhyay,
  • Ravindra R. Shinde,
  • Mandar N. Saraf,
  • Gobinda Majumder

摘要

We present a custom DAQ system for a test setup that characterizes new unknown scintillator paddles using cosmic muon signals. In this setup, 3 scintillator paddles with known properties are used to characterize a fourth scintillator paddle. Each scintillator is read using an SiPM, where the 3 SiPMs corresponding to the known scintillators are powered from the same bias source, while the SiPM for the scintillator under test is biased independently. The signals from the SiPMs are amplified and discriminated to produce logic-level signals. These logic level signals are fed through three-fold and four-fold coincidence logic, and the output is fed to an STM32 series microcontroller. The internal hardware counters are used to count the pulses within a certain time window. The time window is adjustable from the user interface. The set time window and counts are displayed on a small display attached to the microcontroller. Here choosing a microcontroller over an FPGA leads to a few advantages like reduced complexity, lower cost, and faster development time, leveraging on the built-in hardware of the microcontroller such as the 32-bit CPU, hardware interrupt facilities, hardware counters, I/O interface controllers, etc.