Scholarlink

This paper presents the design and implementation of a Synchronous Dynamic Random Access Memory (SDRAM) controller tailored for FPGA-based systems. SDRAM requires careful management of row activation, precharge and refresh cycles, with all operations synchronized to a system clock. The proposed controller abstracts low-level SDRAM command sequences and exposes a static-RAM-like interface that supports burst-mode read/write operations, optimized command scheduling and dual-port-like behavior for independent logical read and write channels. The controller is implemented in Verilog and synthesized on a Xilinx Zynq-7000 FPGA using Vivado 2019.2. Functional verification is performed in ModelSim, while on-chip validation uses Xilinx Integrated Logic Analyzer (ILA) and Virtual Input/Output (VIO) IP cores for real-time observation and control of internal signals. Experimental results demonstrate correct protocol sequencing, reliable single and burst transfers, and efficient resource utilization, making the proposed SDRAM controller suitable for real-time and memory-intensive FPGA applications.

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Efficient Utilization of Dynamic RAM Using a Synchronized SDRAM Controller:FPGA Implementation with VIO and ILA Methods

  • 会议论文

  • 发表日期：

    2026年

查看全文
  • Kapileswarreddy Siddireddy,
  • Ganapathi Hegde

摘要

This paper presents the design and implementation of a Synchronous Dynamic Random Access Memory (SDRAM) controller tailored for FPGA-based systems. SDRAM requires careful management of row activation, precharge and refresh cycles, with all operations synchronized to a system clock. The proposed controller abstracts low-level SDRAM command sequences and exposes a static-RAM-like interface that supports burst-mode read/write operations, optimized command scheduling and dual-port-like behavior for independent logical read and write channels. The controller is implemented in Verilog and synthesized on a Xilinx Zynq-7000 FPGA using Vivado 2019.2. Functional verification is performed in ModelSim, while on-chip validation uses Xilinx Integrated Logic Analyzer (ILA) and Virtual Input/Output (VIO) IP cores for real-time observation and control of internal signals. Experimental results demonstrate correct protocol sequencing, reliable single and burst transfers, and efficient resource utilization, making the proposed SDRAM controller suitable for real-time and memory-intensive FPGA applications.