Edge detection is a crucial technique in the field of image processing. The Canny edge detection algorithm is an efficient edge detection algorithm with high accuracy. However, the high computational complexity of the Canny edge detector hinders its real-time hardware implementation. Therefore, this chapter presents a hardware-friendly Canny edge detector, which aims to process 4K@30fps UHD videos. This Canny edge detector provides a block-level processing method to reduce latency and introduces a fast arctangent approximation algorithm to simplify the complex computation of the conventional Canny algorithm. Moreover, we propose an efficient parallel hardware architecture for each module in the Canny detector to achieve high throughput. Experiments demonstrate that the detection performance of our proposed fast Canny algorithm is similar to that of the traditional Canny algorithm. Additionally, our designed hardware architecture achieves the requirement of processing 4K@30fps UHD videos at 100 MHz clock frequency.

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Hardware Architecture Design of the Canny Edge Detection Algorithm for UHD Videos

  • Jiesen Feng

摘要

Edge detection is a crucial technique in the field of image processing. The Canny edge detection algorithm is an efficient edge detection algorithm with high accuracy. However, the high computational complexity of the Canny edge detector hinders its real-time hardware implementation. Therefore, this chapter presents a hardware-friendly Canny edge detector, which aims to process 4K@30fps UHD videos. This Canny edge detector provides a block-level processing method to reduce latency and introduces a fast arctangent approximation algorithm to simplify the complex computation of the conventional Canny algorithm. Moreover, we propose an efficient parallel hardware architecture for each module in the Canny detector to achieve high throughput. Experiments demonstrate that the detection performance of our proposed fast Canny algorithm is similar to that of the traditional Canny algorithm. Additionally, our designed hardware architecture achieves the requirement of processing 4K@30fps UHD videos at 100 MHz clock frequency.