Scholarlink

In this study, the latched ring oscillator, previously employed as an entropy source in a True Random Number Generator, is exploited as Physical Unclonable Functions to derive keys. The LRO cell aims to minimize hardware usage on FPGA, particularly with respect to those architecture which exploits ring oscillators. An LRO-based PUF is implemented on an Artix-7 FPGA, occupying only 0.25 Slice/bit, representing cutting-edge efficiency. Evaluation on 16 Artix-7 FPGAs confirms the approach’s effectiveness, achieving a Uniqueness of 48.63%, nominal Reliability of 95.11%, and 0–1 bias of 46.82%.

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Exploiting the Latched Ring Oscillator Cell as a Compact PUF Architecture on FPGA

  • 会议论文

  • 发表日期：

    2025年

查看全文
  • Riccardo Della Sala,
  • Giuseppe Scotti

摘要

In this study, the latched ring oscillator, previously employed as an entropy source in a True Random Number Generator, is exploited as Physical Unclonable Functions to derive keys. The LRO cell aims to minimize hardware usage on FPGA, particularly with respect to those architecture which exploits ring oscillators. An LRO-based PUF is implemented on an Artix-7 FPGA, occupying only 0.25 Slice/bit, representing cutting-edge efficiency. Evaluation on 16 Artix-7 FPGAs confirms the approach’s effectiveness, achieving a Uniqueness of 48.63%, nominal Reliability of 95.11%, and 0–1 bias of 46.82%.