Physical Design

This chapter explains various aspects of the physical design process, data preparation, and ASIC physical design and floorplanning alternatives and low power design. In the area of data preparation, several timing and design constraints, and their impact on the quality of the ASIC physical design floorplan, low power considerations, placement, Clock Tree Synthesis (CTS), and routing are discussed.