Modeling Concurrent Functionality in Verilog
摘要
This chapter presents a set of built-in operators that will allow basic logic expressions to be modeled within a Verilog module. Specific focus is given to continuous signal assignments including the use of logical, conditional, and delay operators. This chapter then presents a series of combinational logic model examples.