Design Strategies High-Speed Dickson CP
摘要
In this chapter, two different solutions, mainly devoted to reducing the settling time assuming the same silicon area, are presented and discussed. The first solution makes use of a clock booster that doubles the CP clock amplitude. The second approach relies on an unconventional pumping capacitors sizing, which set them not equal, but following a linear distribution.