Modeling Concurrent Functionality in VHDL
摘要
This chapter presents a set of built-in operators that will allow logic to be modeled within the VHDL architecture. This chapter then presents a series of combinational logic model examples.