<p>Quantum random number generators allow for access of a truly unpredictable random sequence. A popular scheme is based on the laser phase noise, which, however, is generally limited in speed and implementation complexity, especially for chip integration. In this work, a general physical model based on the Wiener process for such schemes is introduced, through which the limitation on generation speed is clearly explained and comprehensive optimization is achieved. We present an insight to exploit the potential frequency band of a quantum entropy source with a simple filtering method and experimentally boost the bandwidth to 20 GHz, where an ultra-fast generation rate of 156 Gbps is demonstrated. Our proposal significantly enhances the ceiling speed of such schemes without requiring extra complex hardware, thus effectively benefiting the corresponding chip integration with high performance and low implementation cost, paving the way for its large-scale applications.</p>

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

An ultra-fast quantum random number generation scheme based on laser phase noise

  • Jie Yang,
  • Mei Wu,
  • Yichen Zhang,
  • Yang Li,
  • Wei Huang,
  • Heng Wang,
  • Yan Pan,
  • Qi Su,
  • Yiming Bian,
  • Haoyuan Jiang,
  • Song Yu,
  • Bingjie Xu,
  • Bin Luo,
  • Hong Guo

摘要

Quantum random number generators allow for access of a truly unpredictable random sequence. A popular scheme is based on the laser phase noise, which, however, is generally limited in speed and implementation complexity, especially for chip integration. In this work, a general physical model based on the Wiener process for such schemes is introduced, through which the limitation on generation speed is clearly explained and comprehensive optimization is achieved. We present an insight to exploit the potential frequency band of a quantum entropy source with a simple filtering method and experimentally boost the bandwidth to 20 GHz, where an ultra-fast generation rate of 156 Gbps is demonstrated. Our proposal significantly enhances the ceiling speed of such schemes without requiring extra complex hardware, thus effectively benefiting the corresponding chip integration with high performance and low implementation cost, paving the way for its large-scale applications.