<p>NAND flash memory is essential in modern storage technology, amid growing demands for low-power operation fuelled by data-centric computing and artificial intelligence<sup><CitationRef CitationID="CR1">1</CitationRef>,<CitationRef CitationID="CR2">2</CitationRef></sup>. Its unique ‘string’ architecture<sup><CitationRef CitationID="CR3">3</CitationRef></sup>, where multiple cells are connected in series, requires high-voltage pass operation that causes a large amount of undesired power consumption<sup><CitationRef CitationID="CR4">4</CitationRef></sup>. Lowering the pass voltage, however, poses a challenge: it leads to an associated reduction in the memory window, restricting the multi-level operation capability. Here, with a gate stack composed of zirconium-doped hafnia and an oxide semiconductor channel, we report ultralow-power ferroelectric field-effect transistors (FeFETs) that resolve this dilemma. Our FeFETs secure up to 5-bit per cell multi-level capability, which is on par with or even exceeds current NAND technology, while showing nearly zero pass voltage, saving up to 96% power in string-level operations over conventional counterparts. Three-dimensional integration of FeFET stacks into vertical structures with a 25-nm short channel preserves robust electrical properties and highlights low-pass-voltage string operation in scaled dimensions. Our work paves the way for next-generation storage memory with enhanced capacity, power efficiency and reliability.</p>

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Ferroelectric transistors for low-power NAND flash memory

  • Sijung Yoo,
  • Taek Jung Kim,
  • Seung-Geol Nam,
  • Donghoon Kim,
  • Kihong Kim,
  • Yunseong Lee,
  • Moonil Jung,
  • Kwang-Hee Lee,
  • Seokhoon Choi,
  • Seung Dam Hyun,
  • Min-Hyun Lee,
  • Seogwoo Hong,
  • Haesung Kim,
  • Ki Deok Bae,
  • Hyangsook Lee,
  • Jung Yeon Won,
  • Dong-Jin Yun,
  • Byeong Gyu Chae,
  • Wook Ghee Hahn,
  • Chang Hyun Joo,
  • Sanghyun Jo,
  • Yoonsang Park,
  • Kyung Mee Song,
  • Kyooho Jung,
  • Suhwan Lim,
  • Kwangyou Seo,
  • Kwangsoo Kim,
  • Wanki Kim,
  • Daewon Ha,
  • Jee-Eun Yang,
  • Seung-Yeul Yang,
  • Sangwook Kim,
  • Jinseong Heo,
  • Duk-Hyun Choe

摘要

NAND flash memory is essential in modern storage technology, amid growing demands for low-power operation fuelled by data-centric computing and artificial intelligence1,2. Its unique ‘string’ architecture3, where multiple cells are connected in series, requires high-voltage pass operation that causes a large amount of undesired power consumption4. Lowering the pass voltage, however, poses a challenge: it leads to an associated reduction in the memory window, restricting the multi-level operation capability. Here, with a gate stack composed of zirconium-doped hafnia and an oxide semiconductor channel, we report ultralow-power ferroelectric field-effect transistors (FeFETs) that resolve this dilemma. Our FeFETs secure up to 5-bit per cell multi-level capability, which is on par with or even exceeds current NAND technology, while showing nearly zero pass voltage, saving up to 96% power in string-level operations over conventional counterparts. Three-dimensional integration of FeFET stacks into vertical structures with a 25-nm short channel preserves robust electrical properties and highlights low-pass-voltage string operation in scaled dimensions. Our work paves the way for next-generation storage memory with enhanced capacity, power efficiency and reliability.