<p>Van der Waals (vdW) materials offer unique opportunities for 3D integration<sup><CitationRef CitationID="CR1">1</CitationRef>,<CitationRef CitationID="CR2">2</CitationRef></sup> of planar circuits towards higher-density transistors and energy-efficient computation<sup><CitationRef AdditionalCitationIDS="CR4 CR5 CR6" CitationID="CR3">3</CitationRef>–<CitationRef CitationID="CR7">7</CitationRef></sup>. Owing to the high thermal budget and special substrate requirement for the synthesis of high-quality vdW materials<sup><CitationRef AdditionalCitationIDS="CR9" CitationID="CR8">8</CitationRef>–<CitationRef CitationID="CR10">10</CitationRef></sup>, an advanced transfer technique is required that can simultaneously meet a broad range of industrial requirements, including high intactness, cleanliness and speed, large scale, low cost and versatility. However, previous efforts based on either etching or etching-free mechanisms typically only improve one or two of the aforementioned aspects<sup><CitationRef AdditionalCitationIDS="CR12" CitationID="CR11">11</CitationRef>–<CitationRef CitationID="CR13">13</CitationRef></sup> and a comprehensive and systematic solution remains lacking. Here we demonstrate an electrostatic-repulsion-enabled advanced transfer technique that is etching free, high yield, fast, wafer scale, low cost and widely applicable, using ammonia solution compatible with the complementary metal–oxide–semiconductor (CMOS) industry. The high material intactness and interface cleanliness enable superior device performances in 2D field-effect transistors with 100% yield, near-zero hysteresis (7 mV) and near-ideal subthreshold swing (65.9 mV dec<sup>−1</sup>). The combination with bismuth contact further enables an ultrahigh on-current of 1.3 mA μm<sup>−1</sup> under 1 V bias. This advanced transfer approach offers a facile and manufacturing-viable solution for vdW-materials-based electronics, paving the way for advanced 3D integration in the future.</p>

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Electrostatic-repulsion-based transfer of van der Waals materials

  • Xudong Zheng,
  • Jiangtao Wang,
  • Jianfeng Jiang,
  • Tianyi Zhang,
  • Jiadi Zhu,
  • Tong Dang,
  • Peng Wu,
  • Ang-Yu Lu,
  • Ding-Rui Chen,
  • Tilo H. Yang,
  • Xinyuan Zhang,
  • Kenan Zhang,
  • Kyung Yeol Ma,
  • Zhien Wang,
  • Aijia Yao,
  • Haomin Liu,
  • Yi Wan,
  • Ya-Ping Hsieh,
  • Vladimir Bulović,
  • Tomás Palacios,
  • Jing Kong

摘要

Van der Waals (vdW) materials offer unique opportunities for 3D integration1,2 of planar circuits towards higher-density transistors and energy-efficient computation37. Owing to the high thermal budget and special substrate requirement for the synthesis of high-quality vdW materials810, an advanced transfer technique is required that can simultaneously meet a broad range of industrial requirements, including high intactness, cleanliness and speed, large scale, low cost and versatility. However, previous efforts based on either etching or etching-free mechanisms typically only improve one or two of the aforementioned aspects1113 and a comprehensive and systematic solution remains lacking. Here we demonstrate an electrostatic-repulsion-enabled advanced transfer technique that is etching free, high yield, fast, wafer scale, low cost and widely applicable, using ammonia solution compatible with the complementary metal–oxide–semiconductor (CMOS) industry. The high material intactness and interface cleanliness enable superior device performances in 2D field-effect transistors with 100% yield, near-zero hysteresis (7 mV) and near-ideal subthreshold swing (65.9 mV dec−1). The combination with bismuth contact further enables an ultrahigh on-current of 1.3 mA μm−1 under 1 V bias. This advanced transfer approach offers a facile and manufacturing-viable solution for vdW-materials-based electronics, paving the way for advanced 3D integration in the future.