Scholarlink

<p>Spiking neural networks face hardware limitations as conventional architectures exhibit low array utilization, underperforming GPU-driven artificial neural networks in vision tasks. We present a programmable spiking neurocomputing architecture using CMOS-compatible photonic reconfigurable devices that unify synaptic/neuronal functions in single components. The optical isolation of photonic reconfigurable devices suppresses inter-cell crosstalk while enabling independent neuronal/synaptic programmability without operational redundancy. Programmable spiking neurocomputing architecture maximizes array utilization to enhance computational efficiency for spiking neural networks acceleration. Compared with conventional architectures, our architecture on spiking Visual Geometry Group networks demonstrates 1176× latency reduction and 239× energy savings in static recognition/classification and dynamic detection/tracking tasks, while maintaining equivalent recognition accuracy. This photonic-electronic integration establishes a scalable hardware framework that bridges the performance gap between spiking neural networks and state-of-the-art artificial neural networks, particularly for complex visual information processing applications requiring both efficiency and precision.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Accelerating spiking neural networks with photonic reconfigurable devices

  • 期刊论文

  • 出版模式：

    开放获取

  • 发表日期：

    2026年4月17日

查看全文
  • Chen Lu,
  • Kangli Xu,
  • Jiaming Liu,
  • Yuanhong Ding,
  • Jiajie Yu,
  • Jieru Song,
  • Jialin Meng,
  • Tianyu Wang,
  • Shuming Guo,
  • Xingcheng Jin,
  • Hao Zhu,
  • Qingqing Sun,
  • David Wei Zhang,
  • Ningsheng Xu,
  • Yibo Fan,
  • Lin Chen

摘要

Spiking neural networks face hardware limitations as conventional architectures exhibit low array utilization, underperforming GPU-driven artificial neural networks in vision tasks. We present a programmable spiking neurocomputing architecture using CMOS-compatible photonic reconfigurable devices that unify synaptic/neuronal functions in single components. The optical isolation of photonic reconfigurable devices suppresses inter-cell crosstalk while enabling independent neuronal/synaptic programmability without operational redundancy. Programmable spiking neurocomputing architecture maximizes array utilization to enhance computational efficiency for spiking neural networks acceleration. Compared with conventional architectures, our architecture on spiking Visual Geometry Group networks demonstrates 1176× latency reduction and 239× energy savings in static recognition/classification and dynamic detection/tracking tasks, while maintaining equivalent recognition accuracy. This photonic-electronic integration establishes a scalable hardware framework that bridges the performance gap between spiking neural networks and state-of-the-art artificial neural networks, particularly for complex visual information processing applications requiring both efficiency and precision.