<p>The phase-locked loop (PLL), conceived in 1932 by H. Bellescize, has been the basic electronic component in the development of communication technology from the early analog radio receptors to modern digital civil and military facilities. Traditionally, the analysis is conducted by modeling the dynamical behavior of phase and frequency errors, hence following a phase reduction approach which has the advantage of enabling bifurcation analyses related to phase. However, two main shortcomings are the fact that filtering is assumed ideal and it is not amenable to taking signal noise into account. One of the main goals of the present work is to investigate the performance of a PLL node under the effect of noise in the context of non-ideal filtering. This is accomplished using a full state space, which is complementary to the non-reductionist, model. Results show that by simulating the PLL node in a more realistic way a number of design-relevant aspects can now be investigated numerically.</p>

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Phase-Locked Loops in Non-Ideal Filtering and Noisy Scenarios

  • José Roberto C. Piqueira,
  • Felipe de Brito Freitas,
  • Luis Antonio Aguirre

摘要

The phase-locked loop (PLL), conceived in 1932 by H. Bellescize, has been the basic electronic component in the development of communication technology from the early analog radio receptors to modern digital civil and military facilities. Traditionally, the analysis is conducted by modeling the dynamical behavior of phase and frequency errors, hence following a phase reduction approach which has the advantage of enabling bifurcation analyses related to phase. However, two main shortcomings are the fact that filtering is assumed ideal and it is not amenable to taking signal noise into account. One of the main goals of the present work is to investigate the performance of a PLL node under the effect of noise in the context of non-ideal filtering. This is accomplished using a full state space, which is complementary to the non-reductionist, model. Results show that by simulating the PLL node in a more realistic way a number of design-relevant aspects can now be investigated numerically.