Scholarlink

<p>This paper proposed a low noise amplifier that can offer high gain with minimum noise figure for radio astronomy and wireless&#xa0;applications at 0.1–4&#xa0;GHz (L &amp; S Band) of frequency band with center frequency of 1.4&#xa0;GHz, where 2-stage cascode source degenerative topology is utilized with a feedback transistor for achieving proper input–output matching with better linearity. This LNA achieved excellent results when simulated in Cadence Virtuoso 0.18&#xa0;µm CMOS technology with a forward gain (S<sub>21</sub>) of 28.67&#xa0;dB, an Input Return Loss (S<sub>11</sub>) of -19.86&#xa0;dB, Noise Figure (NF) of 1.12&#xa0;dB, third-order Intercept (IIP3) of -20.36 dBm, and power consumption (PDC) of 3.19mW at 1.8&#xa0;V of supply voltage.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Design and Simulation of LNA for Higher Gain and Low Noise Figure for Radio Astronomy and wireless application at 0.1–4 GHz

  • 期刊论文

  • 发表日期：

    2026年3月7日

查看全文
  • Rahul Agarwal,
  • Manish Kumar,
  • Aasheesh Shukla

摘要

This paper proposed a low noise amplifier that can offer high gain with minimum noise figure for radio astronomy and wireless applications at 0.1–4 GHz (L & S Band) of frequency band with center frequency of 1.4 GHz, where 2-stage cascode source degenerative topology is utilized with a feedback transistor for achieving proper input–output matching with better linearity. This LNA achieved excellent results when simulated in Cadence Virtuoso 0.18 µm CMOS technology with a forward gain (S21) of 28.67 dB, an Input Return Loss (S11) of -19.86 dB, Noise Figure (NF) of 1.12 dB, third-order Intercept (IIP3) of -20.36 dBm, and power consumption (PDC) of 3.19mW at 1.8 V of supply voltage.