<p>This work reports the characteristics of highly doped double pocket double gate NCFET (HDDP-DG-NCFET) based digital inverter under temperature deviation and the existence and non-existence of trap charges. Various concentrations of Gaussian and Uniform distribution of trap charges (1 × 10<sup>12</sup>—1 × 10<sup>14</sup>/cm<sup>3</sup>) have been considered. In addition, propagation delays have been calculated, and it is witnessed that the transient characteristics show the presence of undershoot in existence of interface trap charges. Furthermore, it is noticed that average propagation delays (t<sub>p</sub>) are 3&#xa0;ps and 16.5&#xa0;ps (6.5&#xa0;ps) in the non-existence and existence of Gaussian (Uniform) interface trap charges, respectively. Moreover, a study of the impact of temperature (200&#xa0;K-500&#xa0;K) on circuit performance has been carried out, which shows that the average delay of the inverter increases as the temperature rises from room temperature. In addition, the study investigates the transient characteristics of inverter in the existence of several trap charges at numerous temperatures. Lastly, a comparative investigation of the propagation delays of the digital inverter based on HDDP-DG-NCFET with the existing designs has been performed.</p>

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Reliable and Efficient Logic Circuit Design Using Pocket-Engineered NCFET

  • Malvika,
  • Jagritee Talukdar,
  • Bijit Choudhuri,
  • Kavicharan Mummaneni

摘要

This work reports the characteristics of highly doped double pocket double gate NCFET (HDDP-DG-NCFET) based digital inverter under temperature deviation and the existence and non-existence of trap charges. Various concentrations of Gaussian and Uniform distribution of trap charges (1 × 1012—1 × 1014/cm3) have been considered. In addition, propagation delays have been calculated, and it is witnessed that the transient characteristics show the presence of undershoot in existence of interface trap charges. Furthermore, it is noticed that average propagation delays (tp) are 3 ps and 16.5 ps (6.5 ps) in the non-existence and existence of Gaussian (Uniform) interface trap charges, respectively. Moreover, a study of the impact of temperature (200 K-500 K) on circuit performance has been carried out, which shows that the average delay of the inverter increases as the temperature rises from room temperature. In addition, the study investigates the transient characteristics of inverter in the existence of several trap charges at numerous temperatures. Lastly, a comparative investigation of the propagation delays of the digital inverter based on HDDP-DG-NCFET with the existing designs has been performed.