Scholarlink

<p>LESS is a round 2 candidate of the onramp digital signature competition currently being organized by NIST. Recent work related to LESS introduced the notion of canonical forms, which enable substantially reduced signature sizes at the cost of additional computation during signing and verification. In this work, we investigate a hardware implementation of this new canonical form computation. The proposed architecture implements all computations of the canonical form computation with support for all parameter sets in a single hardware unit. The implementation results provide insight into the cost of this operation in hardware and the impact on the overall performance of the signature scheme.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Hardware acceleration of the LESS canonical form computation

  • 期刊论文

  • 出版模式：

    开放获取

  • 发表日期：

    2026年1月10日

查看全文
  • Luke Beckwith,
  • Kris Gaj

摘要

LESS is a round 2 candidate of the onramp digital signature competition currently being organized by NIST. Recent work related to LESS introduced the notion of canonical forms, which enable substantially reduced signature sizes at the cost of additional computation during signing and verification. In this work, we investigate a hardware implementation of this new canonical form computation. The proposed architecture implements all computations of the canonical form computation with support for all parameter sets in a single hardware unit. The implementation results provide insight into the cost of this operation in hardware and the impact on the overall performance of the signature scheme.