An AND-type 1T-FeFET array with robust write and read operations
摘要
We have investigated the feasibility of array-level operations of FeFET in AND configuration. FeFET devices as well as AND-type arrays have been fabricated and systematically characterized. The disturb-free operations are verified by measurement on both a single cell and an AND-type array. Moreover, optimum read Vg is determined according to the trade-off between D2D variation and Ion/Ioff ratio. Such trade-off is even more essential for devices with small size in advanced technology nodes, since the larger variation is induced by a limited number of grains in ferroelectric HfO2 as indicated by the simulation results. Finally, robust write and read operations of a 1-kbit AND-type FeFET array are experimentally demonstrated.