Scholarlink

<p>As heterogeneous multi-core systems become more prevalent in fields such as autonomous driving, deep learning, and edge computing, the memory access requirements of these cores differ significantly. These differences lead to frequent bus contention and thread interference issues, which limit system performance improvements. To address these challenges, this paper focuses on designing a memory access optimization for heterogeneous multi-core systems and proposes a modular memory controller architecture based on the AXI bus protocol. This architecture resolves memory access conflicts among heterogeneous cores effectively by integrating a hierarchical port arbitration mechanism with a dynamic command priority scheduling strategy. To validate the solution’s effectiveness, we conducted functional verification and performance testing using the UVM verification platform. The experimental data show that the proposed controller improves memory access efficiency by 13.51% compared to the prototype controller in a heterogeneous multi-core system environment, clearly highlighting its potential for practical engineering applications.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Memory access priority circuit design and verification in heterogeneous multi-core systems

  • 期刊论文

  • 发表日期：

    2025年11月19日

查看全文
  • Ying Gao,
  • Jinghe Wei,
  • Zhi Zheng,
  • Guozhu Liu,
  • Jieyi Zhu,
  • Leran Wang

摘要

As heterogeneous multi-core systems become more prevalent in fields such as autonomous driving, deep learning, and edge computing, the memory access requirements of these cores differ significantly. These differences lead to frequent bus contention and thread interference issues, which limit system performance improvements. To address these challenges, this paper focuses on designing a memory access optimization for heterogeneous multi-core systems and proposes a modular memory controller architecture based on the AXI bus protocol. This architecture resolves memory access conflicts among heterogeneous cores effectively by integrating a hierarchical port arbitration mechanism with a dynamic command priority scheduling strategy. To validate the solution’s effectiveness, we conducted functional verification and performance testing using the UVM verification platform. The experimental data show that the proposed controller improves memory access efficiency by 13.51% compared to the prototype controller in a heterogeneous multi-core system environment, clearly highlighting its potential for practical engineering applications.