Synergizing spintronics and quaternary logic: a hardware accelerator for neural networks with optimized quantization algorithm
摘要
Multi-valued logic (MVL) is a promising solution for high-power consumption and area caused by the limitation of binary systems. Quaternary logic is one of the MVL types more compatible with binary logic. While traditional CMOS technology struggles with achieving multiple threshold voltage levels efficiently, leading to greater complexity and energy inefficiency, CNTFETs offer tunable thresholds ideal for MVL applications. Neural networks can retrieve data from inaccurate data, detect trends, and extract patterns that traditional computing methods or humans find difficult to extract. In artificial neural networks (ANNs), the demand for substantial memory to store numerous weights is a critical consideration. Leveraging emerging technologies like magnetic tunnel junctions (MTJ) for non-volatility and CNTFETs for diverse threshold voltage values presents a groundbreaking stride. This convergence of technologies assures non-volatile storage and facilitates the intricate hardware implementation of MVL systems, marking a pioneering leap forward in crafting the next generation of memory for ANN applications. This paper proposes an algorithm for quantizing neural networks using quaternary logic. According to the proposed algorithm, the circuits required to implement quaternary neural networks are designed. The simulation results demonstrate that the proposed algorithm for quantized neural networks significantly reduces the overall memory requirements compared to their full precision counterparts, with minimal accuracy degradation. Specifically, the accuracy drop is less than 1.67% on CIFAR-10 and 1.22% on CIFAR-100 for ResNet-18, while improvements for MNIST on MLP, CIFAR-10 on LeNet-5, and CIFAR-10 and CIFAR-100 on VGG-16, are even observed.