Scholarlink

<p>A novel off- the-shelf Grounded Memristor Emulator (GME) based on four MOS transistors is reported in this brief. It consists of one PMOS and three NMOS transistors. The proposed emulator utilizes MOS capacitors instead of passive capacitors. Consequently, it can be stated that the circuit is exceedingly easy and appropriate for VLSI implementation. The fingerprint of memristor is represented by a pinched hysteresis loop thoroughly analyzed by SPICE simulator utilizing 180-nm CMOS technology with a bias voltage of ± 0.45&#xa0;V. The designed circuit demonstrates non-linear behavior effectively up to 400 <InlineEquation ID="IEq1"> <EquationSource Format="TEX">\(\:\text{M}\text{H}\text{z}\)</EquationSource> </InlineEquation>. The suggested circuit consumes 9.03 <InlineEquation ID="IEq2"> <EquationSource Format="TEX">\(\:{\upmu\:}\text{W}\)</EquationSource> </InlineEquation> of power. Moreover, area of the layout of the proposed circuit is 627.41 <InlineEquation ID="IEq3"> <EquationSource Format="TEX">\(\:{{\upmu\:}\text{m}}^{2}.\)</EquationSource> </InlineEquation> Further, the analysis of non-ideal conditions and post-layout simulations have been incorporated to illustrate the impact of parasitic components on the designed memristor emulator. In addition, the feasible practical applications are examined via the implementation of relaxation oscillator, which is suitable for biomedical and neuromorphic applications.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

A four MOSFETs based grounded memristor emulator

  • 期刊论文

  • 发表日期：

    2026年6月19日

查看全文
  • Navnit Kumar,
  • Neeta Pandey,
  • Manjeet Kumar,
  • Manish Kumar

摘要

A novel off- the-shelf Grounded Memristor Emulator (GME) based on four MOS transistors is reported in this brief. It consists of one PMOS and three NMOS transistors. The proposed emulator utilizes MOS capacitors instead of passive capacitors. Consequently, it can be stated that the circuit is exceedingly easy and appropriate for VLSI implementation. The fingerprint of memristor is represented by a pinched hysteresis loop thoroughly analyzed by SPICE simulator utilizing 180-nm CMOS technology with a bias voltage of ± 0.45 V. The designed circuit demonstrates non-linear behavior effectively up to 400 \(\:\text{M}\text{H}\text{z}\) . The suggested circuit consumes 9.03 \(\:{\upmu\:}\text{W}\) of power. Moreover, area of the layout of the proposed circuit is 627.41 \(\:{{\upmu\:}\text{m}}^{2}.\) Further, the analysis of non-ideal conditions and post-layout simulations have been incorporated to illustrate the impact of parasitic components on the designed memristor emulator. In addition, the feasible practical applications are examined via the implementation of relaxation oscillator, which is suitable for biomedical and neuromorphic applications.