<p>A new third-order sinusoidal oscillator is presented, employing three voltage conveyors (VCIIs), three resistors, and three grounded capacitors—a configuration highly suitable for CMOS integrated circuit implementation. The circuit offers independent control of the condition of oscillation and frequency of oscillation via virtually grounded resistors, which can be realized using MOSFETs or FETs. Compared to previously reported CC-based third-order oscillators, the proposed design offers significant advantages, including the generation of two distinct quadrature voltage outputs at the buffered ports of the VCIIs. The proposed design has been validated, demonstrating a frequency error and total harmonic distortion (THD) within 4% across the entire operating range. The functionality of the circuit has been verified through both experimental validations using AD844-type CFOAs and SPICE simulations based on 0.18&#xa0;µm CMOS process parameters.</p>

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Third order quadrature oscillator employing all grounded capacitors: an application of VCII

  • Tajinder Singh Arora,
  • Abdhesh Kumar Singh

摘要

A new third-order sinusoidal oscillator is presented, employing three voltage conveyors (VCIIs), three resistors, and three grounded capacitors—a configuration highly suitable for CMOS integrated circuit implementation. The circuit offers independent control of the condition of oscillation and frequency of oscillation via virtually grounded resistors, which can be realized using MOSFETs or FETs. Compared to previously reported CC-based third-order oscillators, the proposed design offers significant advantages, including the generation of two distinct quadrature voltage outputs at the buffered ports of the VCIIs. The proposed design has been validated, demonstrating a frequency error and total harmonic distortion (THD) within 4% across the entire operating range. The functionality of the circuit has been verified through both experimental validations using AD844-type CFOAs and SPICE simulations based on 0.18 µm CMOS process parameters.