Scholarlink

<p>This paper presents the optimization of a differential ring oscillator (DRO) with dual control voltage using the Taguchi design of experiments (DoE) method and Pareto ANOVA for statistical performance analysis. A 3-stage DRO is designed, focusing on three key MOSFET width parameters (W<sub>in</sub>, W<sub>c1</sub>, W<sub>c2</sub>), identified as critical to circuit behavior. Taguchi and ANOVA, performed using Minitab, determine the significance and optimal values of these parameters. Circuit simulations using SCL 180 nm CMOS technology and Cadence Virtuoso confirm the analytical predictions. The optimized DRO achieves a wide tuning range of 95.22% (0.5–10.44 GHz), low phase noise of–108.65 dBc/Hz at 1 MHz offset, and power consumption of 5.74 mW. A PLL frequency synthesizer is designed using this DRO, achieving a fast lock time of 0.4 <InlineEquation ID="IEq1"> <InlineMediaObject> <ImageObject Color="BlackWhite" FileRef="10470_2025_2468_Article_IEq1.gif" Format="GIF" Height="12" Rendition="HTML" Resolution="72" Type="Linedraw" Width="15" /> </InlineMediaObject> <EquationSource Format="TEX">\(\mu\)</EquationSource> </InlineEquation>s, low jitter (5 ps), minimal reference spur, compact area (0.027 <InlineEquation ID="IEq2"> <InlineMediaObject> <ImageObject Color="BlackWhite" FileRef="10470_2025_2468_Article_IEq2.gif" Format="GIF" Height="16" Rendition="HTML" Resolution="72" Type="Linedraw" Width="35" /> </InlineMediaObject> <EquationSource Format="TEX">\(\text {mm}^{2}\)</EquationSource> </InlineEquation>), and total power consumption of 9.45 mW at 1.8 V power supply. A new figure-of-merit (FoM) is also proposed. The synthesizer is suitable for applications in 5G, radar, satellite communications, MRI, GNSS, automotive systems, defense, and wireless power transfer.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Optimization of performance parameters of differential ring oscillator using Taguchi DoE and Pareto ANOVA techniques for fast-setting PLL frequency synthesizer

  • 期刊论文

  • 发表日期：

    2025年7月19日

查看全文
  • Archana Singhal,
  • Jyoti Sharma,
  • Dheeraj Singh Rajput,
  • Dharmendar Boolchandani,
  • C. Periasamy

摘要

This paper presents the optimization of a differential ring oscillator (DRO) with dual control voltage using the Taguchi design of experiments (DoE) method and Pareto ANOVA for statistical performance analysis. A 3-stage DRO is designed, focusing on three key MOSFET width parameters (Win, Wc1, Wc2), identified as critical to circuit behavior. Taguchi and ANOVA, performed using Minitab, determine the significance and optimal values of these parameters. Circuit simulations using SCL 180 nm CMOS technology and Cadence Virtuoso confirm the analytical predictions. The optimized DRO achieves a wide tuning range of 95.22% (0.5–10.44 GHz), low phase noise of–108.65 dBc/Hz at 1 MHz offset, and power consumption of 5.74 mW. A PLL frequency synthesizer is designed using this DRO, achieving a fast lock time of 0.4 \(\mu\) s, low jitter (5 ps), minimal reference spur, compact area (0.027 \(\text {mm}^{2}\) ), and total power consumption of 9.45 mW at 1.8 V power supply. A new figure-of-merit (FoM) is also proposed. The synthesizer is suitable for applications in 5G, radar, satellite communications, MRI, GNSS, automotive systems, defense, and wireless power transfer.