Scholarlink

<p>This paper presents an optimized in-memory computing (IMC) architecture for Half Adder and Full Adder implementation based on 8T and 8+T SRAM cells respectively. By leveraging bitline differentials and precise Read Word Line (RWL) control, fundamental Boolean operations such as AND, OR, XOR, NOR, and NAND are efficiently executed directly within the memory array, reducing complexity, latency, and power consumption. A conditional XOR approach is used for SUM generation, while optimized carry logic minimizes the critical path delay. A 4-bit ripple carry adder (RCA) is constructed using these memory-integrated Full Adder units, achieving a 33% reduction in transistor count compared to conventional designs. Experimental evaluation using 180 nm UMC technology demonstrates significant improvements in delay and energy efficiency, with up to 83.12% faster carry generation and 43.51% faster sum computation for half-adders. The proposed design offers a 23% reduction in power-delay product (PDP) for 4-bit RCAs, making it highly suitable for high-performance, low-power in-memory computing systems. Timing optimization strategies are also discussed to address minor carry signal anomalies, ensuring robust operation across all adder stages.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Design and optimization of in-memory half-adder and full-adder circuits using 8T and 8+T SRAM cells for enhanced logic operations

  • 期刊论文

  • 发表日期：

    2025年9月23日

查看全文
  • Kushal Desai,
  • Yash Agrawal,
  • Sreeja Rajendran,
  • Vinay Palaparthy

摘要

This paper presents an optimized in-memory computing (IMC) architecture for Half Adder and Full Adder implementation based on 8T and 8+T SRAM cells respectively. By leveraging bitline differentials and precise Read Word Line (RWL) control, fundamental Boolean operations such as AND, OR, XOR, NOR, and NAND are efficiently executed directly within the memory array, reducing complexity, latency, and power consumption. A conditional XOR approach is used for SUM generation, while optimized carry logic minimizes the critical path delay. A 4-bit ripple carry adder (RCA) is constructed using these memory-integrated Full Adder units, achieving a 33% reduction in transistor count compared to conventional designs. Experimental evaluation using 180 nm UMC technology demonstrates significant improvements in delay and energy efficiency, with up to 83.12% faster carry generation and 43.51% faster sum computation for half-adders. The proposed design offers a 23% reduction in power-delay product (PDP) for 4-bit RCAs, making it highly suitable for high-performance, low-power in-memory computing systems. Timing optimization strategies are also discussed to address minor carry signal anomalies, ensuring robust operation across all adder stages.