Scholarlink

<p>Designing optimal Network-on-Chip (NoC) architectures remains a complex challenge due to architectural intricacies and the high cost of simulation-based performance evaluation. This work presents NOCTOPUS,&#xa0;a novel framework that predicts optimal NoC configurations using System-on-Chip (SoC) parameters and performance metrics. At its core, NOCTOPUS is a pipelined Graph Neural Network (GNN) architecture, enhanced by human-in-the-loop learning to guide graph structure construction. A cycle-accurate NoC simulator generates a rich dataset via Latin Hypercube Sampling, enabling robust training and evaluation. Experimental results show that the proposed approach significantly outperforms traditional simulation methods in both accuracy and computational efficiency. Future directions include integrating deeper design knowledge and extending applicability to diverse SoC fabrics.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

NOCTOPUS: Network-on-Chip topology optimization and prediction using simulation-data

  • 期刊论文

  • 出版模式：

    开放获取

  • 发表日期：

    2026年5月8日

查看全文
  • Vaishnave Iyengar,
  • Van-Hai Bui,
  • Srijita Das

摘要

Designing optimal Network-on-Chip (NoC) architectures remains a complex challenge due to architectural intricacies and the high cost of simulation-based performance evaluation. This work presents NOCTOPUS, a novel framework that predicts optimal NoC configurations using System-on-Chip (SoC) parameters and performance metrics. At its core, NOCTOPUS is a pipelined Graph Neural Network (GNN) architecture, enhanced by human-in-the-loop learning to guide graph structure construction. A cycle-accurate NoC simulator generates a rich dataset via Latin Hypercube Sampling, enabling robust training and evaluation. Experimental results show that the proposed approach significantly outperforms traditional simulation methods in both accuracy and computational efficiency. Future directions include integrating deeper design knowledge and extending applicability to diverse SoC fabrics.