Scholarlink

<p>Inrush currents, which occurs during transitions from sleep to active states, always introduce power noise and voltage instability, jeopardizing the stability of core and escalating error susceptibility in high-performance processors. This phenomenon aggravates power delivery challenges and lowers system reliability. The study in this article unveils an innovative Power Gating (PG) technique utilizing a delay based soft-start header to alleviate the effects of inrush current. By enabling a steady and controlled current ramp-up, the proposed scheme ensures seamless activation while optimizing associated disruptions. This technique strategically manages the width (W) of header sleep transistor into smaller divisions—such as W/2, W/5, W/10, or W/20—activating each segment sequentially. We have incorporated fixed-delay cells between these segments, introducing intentional delays to stagger activation. This approach effectively distributes current demands over time, arresting the simultaneous activation of the entire transistor width and massively curbing down peak inrush currents. Simulations carried out using the UMC65nm CMOS on Cadence Virtuoso validate the approach. Whie using a 20% sleep signal, the proposed scheme achieves substantial reductions in peak inrush currents—54.55%, 82.01%, 89.94%, and 93.65% across Plans 1–4, respectively—compared to conventional power gating. The plans are validated through testing on ISCAS benchmarks and multiple switching of cores having 64 bit adder.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Dynamic Header Switch to Influence Switching Current Profile of an IC Chip

  • 期刊论文

  • 发表日期：

    2025年7月23日

查看全文
  • Vijay Pratap Yadav,
  • Vipin Kumar Singh,
  • Ashish Ranjan Kumar,
  • Tika Ram Pokhrel,
  • Sanjeev Kumar Metya,
  • Alak Majumder

摘要

Inrush currents, which occurs during transitions from sleep to active states, always introduce power noise and voltage instability, jeopardizing the stability of core and escalating error susceptibility in high-performance processors. This phenomenon aggravates power delivery challenges and lowers system reliability. The study in this article unveils an innovative Power Gating (PG) technique utilizing a delay based soft-start header to alleviate the effects of inrush current. By enabling a steady and controlled current ramp-up, the proposed scheme ensures seamless activation while optimizing associated disruptions. This technique strategically manages the width (W) of header sleep transistor into smaller divisions—such as W/2, W/5, W/10, or W/20—activating each segment sequentially. We have incorporated fixed-delay cells between these segments, introducing intentional delays to stagger activation. This approach effectively distributes current demands over time, arresting the simultaneous activation of the entire transistor width and massively curbing down peak inrush currents. Simulations carried out using the UMC65nm CMOS on Cadence Virtuoso validate the approach. Whie using a 20% sleep signal, the proposed scheme achieves substantial reductions in peak inrush currents—54.55%, 82.01%, 89.94%, and 93.65% across Plans 1–4, respectively—compared to conventional power gating. The plans are validated through testing on ISCAS benchmarks and multiple switching of cores having 64 bit adder.